

A High Performance Platform for Real-Time X-ray Imaging

Agenda

Synchrotron Tomography at KIT Hardware & Software Platform Optimizing Tomography Speed

Architectures

NVIDIA GT200 NVIDIA Fermi NVIDIA Kepler

AMD VLIW5 AMD GCN





Example for 3D X-Ray imaging. The functional groups of a flightless weevil are colored

<u>Authors</u>

Suren A. Chilingaryan, KIT Michele Caselle, KIT Thomas van de Kamp, KIT Andreas Kopmann, KIT

Alessandro Mirone, ESRF Uros Stevanovic, KIT Tomy dos Santos Rolo, KIT Matthias Vogelgesang, KIT



In collaboration with ESRF: European Synchrotron Radiation Facility

ANKA Synchrotron at KIT



Experiment **DMM Monochromator** Storage Ring Detector CCD Slits Slits Sample 2 Bending Attenuator Be-XRY Magnet window Film

ANKA synchrotron (left) and schematics of TOPO-TOMO beamline (right).

The rotating sample in front of a pixel detector is penetrated by X-rays produced in the synchrotron. Absorption at different angles is registered by camera and 3D map of sample denisity is reconstructed.







Heads of a newt larva showing bone formation and muscle insertions (top) and a stick insect (bottom), acquisition time 2s.

4D tomogram of wheat weevil

Institute for Data Processing and Electronics Karlsruhe Institute of Technology

UFO Project



<u>Ultra Fast X-ray Imaging of Scientific Processes with On-Line</u> Assessment and Data-Driven Process Control

<u>Goals</u>

- Increase sample throughput
- High speed tomography
- >Tomography of temporal processes
 >Allow interactive quality apparent
- Allow interactive quality assessment
- Enable data driven control
 - >Auto-tunning optical system
 - >Tracking dynamic processes
 - Finding area of interest



for experiment design



5

Institute for Data Processing and Electronics Karlsruhe Institute of Technology

Next Generation: High-speed Programmable Camera





First Camera Prototype



- High speed CMOS sensor
- 1Mpix, 5000 fps, 10 bits
- Self-trigger & Data compression
- On-line elaborations and control
- Full Programmability
- Direct connection to Infiniband-cluster

Next Generation: Processing Cluster





Institute for Data Processing and Electronics Karlsruhe Institute of Technology

UFO Framework





Synchrotron Tomography





The sample is evenly rotated and the pixel detector registers series of parallel 2D projections of the sample density at different angles.

Tomographic Reconstruction



Filtered back-projection is used to produce 3D images from a manifold of two dimensional projections. Vertical slices are processed independently. For each slice all projections are smeared back onto the cross section along the direction of incidence yielding an integrated image.





Processing Chain: pipelined Architectures





- 1. Reading data from fast SSD Raid-0 (random reads are effective)
- 2. Scheduling and preprocessing using SIMD instructions of x86 CPUs
- 3. Reconstructing on GPUs
- 4. Storing to Raid on magnetic disks (sequential writes are effective)



Performance of Tomographic Reconstruction





Basic Implementation





Extension Box





1 x PCIe x16 2.0 4 x GTX590 8 GPU cores

External GPU Enclosure by One Stop Systems





External

Internal

8 GPUs, Speed-up

NUMA Effects



1 slice, transfer time, ms

With external box configuration





Back Projection Explained





Fermi: Balancing texture fetches with computations

Computational Units

	GT280	GTX580	Speedup
	240 x 1.3 GHz	512 x 1.55 GHz	2.5 x
•	48 GT/s	49.4 GT/s	1.0 x

Texture Engine

16 px 16 px Thread block

16

$$v = x \bullet \cos(\alpha) - y \bullet \sin(\alpha)$$
$$max_{x,y < N}(v) - min_{x,y < N}(v) < N\sqrt{2}$$
$$N\sqrt{2} < 1.5 N$$

Each block of threads accesses actually only 3 • N / 2 bins per projection

Fermi-optimized Version Both texture & computations engines are used

Pixel to thread mapping

Processing in multiple passes, 16 projections each

bins

Processing 4 pixels per thread reducing amount of texture fetches and hides operation latencies with multiple independent operations (see Better Performance at Lower Occupancy presented by V. Volkov at GTC2010)

Optimizing shared memory reads

Block of 16x16 threads Wrap 2, first half-wrap Wrap 1, second half-wrap Wrap 1, first half-wrap Up to 16 shared Memory positions per half-wrap 9 10 11 12 13 14 15 Wrap 1, first half-wrap Less than 6 shared memory Positions per half wrap We have better shared memory performance using this layout 14 15 16 Block of 16x16 threads

Reducing computation costs with oversampling

Linear interpolation is slow, and nearest neighbor is not precise enough

Method	Fetches/px.	Regs	ShMem	Occup.	Reads.	Flops.
Linear	0.046875	32	3072	66%	2	7
Oversample	0.1875	42	12288	50%	1	4

With oversampling the texture engine is used to interpolate 4 positions for each projection bin and near-neighbor interpolation is used then.

Kepler: Fast Texture Engine is Back

Simple Texture Method

Texture Cache Hit Rate	89 %
Texture Throughput	79.3 GT/s
Theoretical Throughput	128.8 GT/s

	GT580	GTX680	Increase
Texture Engine	49.4 GT/s	128.8 GT/s	2.6 x
Computational Units	16 x 32 x 1.55 GHz	8 x 192 x 1.006 GHz	1.94 x
Int multipl., bit ops., type conv	16 x 16 x 1.55 GHz	8 x 32 x 1.006 GHz	0.65 x
Shared Memory	48 KB	48 KB	1
Blocks per SM	8	16	2
Registers	32K per SM, 63 per thr.	64K per SM, <mark>63 per thr.</mark>	

Up to 16 bins are accessed per half-wrap,
 All threads are accessing a single texture row

Optimizing cache efficiency

Faster rounding

$$f = -1^{s} \cdot 2^{e-127} \cdot (1 + \sum_{i=1}^{i} \cdot 2^{i-23})$$

Only 23 significant positions, for small positive numbers:

$$F + 2^{23} = 2^{23} \cdot (1 + \sum b_i \cdot 2^{i-23})$$

i.e. no fractional part

round(f) = f + 2^{23} - 2^{23} $(int)f = f + 2^{23} - 0x4B000000$ Kepler Oversampling Algorithm

1. New stage pre-computing per-block offsets

2. Offsets are exchanged using shuffle instruction

3. Faster rounding is not used due overlap of rounding and floating point operations

AMD Architectures

Radeon HD 5970

VLIW5

Requires quintuples of independent operations in command flow:

Block size: 16x16 => 8x8 Points per thread: 2 => 8

Radeon HD 7970

GCN

No special tunning required

■HD5970 ■GTX580 ■GTX680 ■HD7970

Only a single chip running in dual chip configurations
 Memory/Computations overlapping in beta and have not worked in my setup
 Many functions are not optimal, for instance CopyRect family functions are slow
 Compiler Doesn't support local arrays, manual unrolling is required

Back Projection Kernels

<u>Cypress</u> <u>Cypress Fast</u> Kepler Computes 16 points per Oversampling Uses texture engine, thread in order to provide algorithm with 16 but processes 16 sufficient flow of points per thread. projections at once and independent instructions 16 points per thread to to VLIW engine enhance cache hit rate Fermi/GCN Fast Fermi/GCN GT200 Oversampling uses Caches textures in Uses texture shared memory and texture engine to engine performs interpolations interpolate values at 4 using computation nodes

predefined points and then uses near-neighbor interpolation to avoid costly computations

Kepler Fast

Rounding optimization to get over performance limits of Kepler and usage of new shuffle instructions to exchange data between threads in wrap

Summary

- GPU computing fits extremely well the needs of Synchrotron Imaging
- However, special care required to get to really high speeds
 - Pipelined architecture is efficient way to hide I/O time
 - The architecture-specific optimizations are often required
- We develop a platform for high speed time resoluted X-ray Imaging with possibility of real-time control
- Open-source image processing framework is designed
 - GPU/CPU processing with OpenCL
 - Integration with scripting languages using Gobject-introspection
 - Available from http://ufo.kit.edu/framework
- A programmable camera is currently under design to enable real-time control
 - Up to 1 Mpix at 5000 frames per second
 - Direct connection to Infiniband cluster
 - Programmable integrated logic for real-time control
- A chain of filters for parallel-beam tomography has been developed
 - Throughputs of up to 500 MB/s can be handled with a single PC
 - A clustered solution is under development