

UFO


Ultra fast X-ray imaging of scientific processes with on-line assessment and data-driven process control



Outline

- Readout electronic & DAQ (Data Acquisition) system → overview and status
- CMOSIS silicon pixel detector → some considerations
- Strategy to improve both 'fast reject algorithm' and 'CMOSIS readout time'

Readout & DAQ system - Overview




Readout chain - Status

1. Chain is ready to be used
2. All in-board devices (DDR, FLASH mem, UART, etc.) tested by Xilinx BIST (Built-In Self Test)

What's next

1. PCI endpoint module for communication between the mother board and PC by PCIe socket (Linux)
 1. Write/Read cycle @ different speeds → error bit rates
 2. Makes a internal connection between the SPI CMOSIS chip interface and PCI Bank Register
2. Design handshaking CMOSIS module and try to readout frames (Linux)

FPGA internal architecture - TOP view



Fpga firmware - Status

1. SPI Handshaking, μBlaze processor and UART interphase modules → generated by Uros
2. PCI top module (included Bank Register and RAM) → development actually under way (Matthias and Michele)

What's next

1. Connection between Bank Register and SPI Handshaking → to configure the CMOSIS directly by PCIe
2. CMOSIS Handshaking module and internal sequencer for free running frame acquisition (Michele)
3. DDR Handshaking and memory Cntr + Fast Reject algorithm modules (Michele and volunteer...)


CMV2000 Silicon Pixel Detector

Sensitive area consists in 2048x1088 pixels ($5.5 \times 5.5 \mu\text{m}^2$), $5 \mu\text{m}$ thick epi-layer


Column ADC converts the analog pixel value (energy released) \rightarrow 10-12 bits

Reset noise (KT/C) cancelling through the Correlated Double Sampling

Fixed pattern noise is $< 1\text{LSB}$ in 10 bit mode \rightarrow with a SNR = 60dB



CMOSIS and FPGA handshaking for data taking



Internal exposure \rightarrow the exposure time is set by programming the appropriate register by SPI interface.

External exposure \rightarrow exposure time is defined externally by T_EXP1 & Frame_REQ input pins




The 'CMOSIS Interface module (FPGA)' will generate both control signals and Frame_REQ & T_EXP1 for a flexible control of the exposure time.

N.B

When the Readout chain will be available \rightarrow As soon as the CMOSIS chip characterization could start \rightarrow Offset (pixel threshold), gain, exposure time, Piecewise linear response, etc (Tomy's suggestion)

CMOSIS readout timing estimation

Column-wise organized Readout by 16 LVDS output channels, each LVDS reads out 128 adjacent columns @ 480 Mbit/s



BW and max frame rate estimation for a full frame readout

$$T_{\text{pixel_readout}} = 10\text{bits} / 480\text{MHz} = 20.8\text{ns/pix}$$

$$T_{\text{ROW}} = 20.8\text{ns/pix} * 128\text{pix/row} = 2.67\mu\text{s/row}$$


$$T_{\text{Frame}} = 2.67\mu\text{s/row} * 1088\text{rows} \sim 2.9\text{ms/frame}$$

➡ **Frame rate ~ 340 frame/s**

- ☀ The BW to transfer full readout frame at max frame speed → $20\text{Mbit} * 340 \text{ frame/s} = \underline{6.8\text{Gbit/s}}$ → fast reject and data compression algorithms are necessary to reduce the frame/s sent via PCIe to DAQ
- ☀ In any case the fast reject can not produce trigger signals more fast than 340 Hz
- ☀ A huge data sent from readout board represents a challenge for on-line reconstruction tools
- ➡ How can we increase the frame rate and to reduce the amount of data coming from detector ?

Subsampling interesting region strategy

BW estimation in a real case → both the temporal and spatial redundancies are considered



Only 22 of 1088 rows are changed between 'reference frame' and 'Frame N' → $\text{Total Data}_{\text{Readout}} = 450 \text{ kbit}$ (all columns are read). → The total data sent to fast reject algorithm is drastically reduced


The BW @ (assume a mean frequency value = 200Hz) = $450 * 200 = 90 \text{ Mbit/s}$
 → BW remain factor 10 less than PCIe Bandwidth @ 2.5 Gbit/s → No additional data compression algorithm should be necessary

The readout time → $T_{\text{Frame}} = 2.67 \text{ msec/row} * 22 \text{ rows} \sim 59 \text{ msec/frame} \rightarrow 17 \text{ kHz frame rate}$
 → The high speed fast reject signals (triggers) should be available



Sub-sampling strategy for rows 'fast reject'

To maintain the same field of view but reduce the amount of data coming out of the detector, a subsampling mode is implemented on the chip → could be used to split a full frame in several distinct frames




Full frame is split in two different frames:


Frame₁ → contain only the odd lines (white rows)

Frame₂ → contain only the even lines (red rows)

$$T_{\text{Frame}} = 2.67 \mu\text{sec/row} * 544 \text{ rows} \sim 1.45 \text{ msec/frame} \rightarrow \text{about } 700 \text{ frame/sec}$$



For more frames



$$T_{\text{Frame}} = 2.67 \mu\text{sec/row} * 109 \text{ rows} \sim 291 \mu\text{sec/frame} \rightarrow \text{about } \underline{3.4\text{K}} \text{ frame/sec}$$

for 10 frames

$$T_{\text{Frame}} = 2.67 \mu\text{sec/row} * 54 \text{ rows} \sim 145 \mu\text{sec/frame} \rightarrow \text{about } \underline{7\text{K}} \text{ frame/sec}$$


for 20 frames



The subsampling allows to design 'fast reject' algorithm operating @ kHz range and with a considerable reduction of data coming from the detector

Sub-sampling strategy for rows 'fast reject'

Allows to generate fast reject signals (triggers) @ rows level → starting from a reference image
 Subsampling strategy is used to allow a fast readout frame @ kHz range




Event Readout

To limit the amount of data and increase the frame rate from sensor, **windowing** in Y direction is possible. The number of lines and start address can be set by SPI

Readout of a window around the row trigger signal or full frame can be requested


Optionally the multiple windows can be defined when a multiple rows trigger are presents



SPI chip configuration signals

Preliminary data format proposal

The data stream coming from detector will be re-formatted before to be sent to on-line PC.



Conclusions & what's next

Conclusion

- The readout chain → tested and ready for data taking
- One 'Fast Reject' and 'Readout' strategies have been defined → using both 'sub-sampling' and 'Windowing' built-in CMOSIS chip features

(Reference on CMOSIS datasheet pag. 26 – 29)

What's next

- SPI chip configuration by PCIe → must be developed
- 'CMOSIS readout module' → must be developed
- When the first readout chain is available, the CMOSIS chip characterization will start using a light source